

## DIRECT FREQUENCY SYNTHESIZER FOR OFFSET LOOP SYNTHESIZER

### Background of the Invention

5 High-frequency spectrum analyzers typically include a series of frequency conversion stages to facilitate analysis of applied input signals. In Figure 1, a block diagram of frequency conversion stages within a conventional high-frequency spectrum analyzer are shown. An input signal  $S_{IN}$  at frequency  $f_{IN}$  that is applied to the spectrum analyzer is converted to a first intermediate frequency signal IF1 by mixing the input signal with a signal  $S_{LO1}$  at frequency  $f_{LO1}$  provided by a first local oscillator LO1. This first intermediate signal IF1 is further converted to intermediate frequency signals IF2, IF3 having successively lower frequencies  $f_{IF2}$ ,  $f_{IF3}$ , respectively. Bandpass filters BPF1 - BPF3 eliminate image signals resulting from the mixing to provide an unambiguous representation of the applied input signal  $S_{IN}$  at the third intermediate frequency  $f_{IF3}$ .

15 The third intermediate frequency signal has a frequency  $f_{IF3} = f_{IF2} - f_{LO3} = f_{IF1} - f_{LO2} - f_{LO3} = f_{LO1} - f_{IN} - f_{LO2} - f_{LO3}$ , indicating that a detected response at the frequency  $f_{IF3}$  is attributable to the input signal  $S_{IN}$  having a frequency  $f_{IN} = f_{LO1} - f_{LO2} - f_{LO3} - f_{IF3}$ . Because the frequency  $f_{IF3}$  of the third intermediate frequency signal IF3 and the frequencies  $f_{LO1}$ ,  $f_{LO2}$ ,  $f_{LO3}$  of the local oscillators are known, the frequency  $f_{IN}$  of the input signal  $S_{IN}$  is readily established. The frequencies  $f_{LO2}$ ,  $f_{LO3}$ , and  $f_{IF3}$  are generally fixed, whereas the frequency  $f_{LO1}$  of the first local oscillator LO1 is generally tuned to accommodate input signals  $S_{IN}$  over a wide range of frequencies  $f_{IN}$ .

The measurement accuracy of a spectrum analyzer depends on the quality of the signals  $S_{LO1} - S_{LO3}$  provided by the local oscillators LO1 - LO3 in the frequency conversion stages. Ideally, the local oscillators provide stable, low-noise signals and don't contribute significant noise to the intermediate frequency signals provided by the frequency conversion stages.

5 However, practical implementations of the local oscillators provide signals that have short-term frequency instabilities and fluctuations, commonly referred to as phase noise. Since the phase noise of a local oscillator generally increases with operating frequency, the first local oscillator LO1, being the highest frequency local oscillator in the spectrum analyzer, is typically a higher phase noise contributor than the other local oscillators in the spectrum analyzer. In addition, the

10 frequency tuning feature of the first local oscillator LO1 tends to further increase the phase noise the local oscillator. Because the phase noise of the local oscillators can degrade the measurement accuracy of the spectrum analyzer, there is motivation to improve the noise performance of the local oscillators in the frequency conversion stages of the spectrum analyzer, particularly by lowering the phase noise of the first local oscillator LO1.

15 A known way of lowering phase noise involves using an offset-loop synthesizer 2 to generate the first local oscillator signal  $S_{LO1}$ , as shown in Figure 2. The offset-loop synthesizer includes a course-step synthesizer phase locked loop (PLL) 4 that provides an offset signal S0 to a main (PLL) 6 of the offset loop synthesizer that provides the signal  $S_{LO1}$ . The offset signal S0 eliminates the need for frequency division in the feedback path of the main PLL, thereby

20 reducing the phase noise of the signal  $S_{LO1}$ . However, because the frequency  $f_0$  of the offset signal S0 is multiplied by a harmonic mixer 40 in the main PLL, the phase noise of the offset signal S0 is also multiplied. Accordingly, it is advantageous for the offset signal S0 provided by the coarse step synthesizer PLL to have especially low phase noise.

Low phase noise is typically achieved in the coarse step synthesizer PLL by eliminating frequency division in the feedback path in the M/N loop used to implement the coarse step synthesizer PLL. This is done by setting the value of M to unity and by varying N, the divide ratio of the programmable divider D, to set the frequency  $f_0$  of the offset signal S0. The harmonic mixer in the main PLL uses the H-th harmonic of the signal S0 to produce a signal with a frequency close to the resulting frequency  $f_{LO1}$  of the signal  $S_{LO1}$ , whereas an interpolation signal  $S_{INT}$  provides fine frequency resolution for the signal  $S_{LO1}$ . This results in the signal  $S_{LO1}$  having a frequency  $f_{LO1} = H \cdot f_0 \pm f_{INT}$ , where  $f_{INT}$  is the frequency of the interpolation signal  $S_{INT}$ . This frequency relationship illustrates that the phase noise of the signal  $S_{LO1}$  is the harmonic number H times the phase noise of the coarse step synthesizer PLL, plus the phase noise of the interpolation signal. Thus, while the noise gain of the main PLL with respect to the interpolation signal  $S_{INT}$  is unity, the noise gain with respect to the coarse step synthesizer PLL is H, the harmonic multiplier of the harmonic mixer in the main PLL of the offset loop synthesizer. This noise gain results in multiplication of the inherent phase noise of the VCO and other components of the coarse step synthesizer PLL, which can degrade the measurement accuracy of the spectrum analyzer within which this type of offset loop synthesizer is included.

### Summary of the Invention

Embodiments of the present invention are directed toward a direct frequency synthesizer suitable for replacing the coarse step synthesizer PLL in an offset loop synthesizer. The output signal from the direct frequency synthesizer is derived from a high frequency reference signal that is frequency divided and mixed to satisfy the coarse step synthesis requirements of an offset loop synthesizer. The absence of a VCO within the direct frequency synthesizer provides the direct

frequency synthesizer with lower phase noise than a typical PLL-based coarse step synthesizer. Though applicable to a variety of types of synthesizers and signal generators, the direct frequency synthesizer can provide especially low phase noise when used to generate an offset signal for an offset loop synthesizer of the first local oscillator of a spectrum analyzer, where the second local oscillator of the spectrum analyzer provides the reference signal for the direct frequency synthesizer. Alternative embodiments of the present invention are directed toward a direct frequency synthesis method.

### **Brief Description of the Drawings**

Figure 1 shows a typical arrangement of frequency conversion stages for a conventional high frequency spectrum analyzer.

Figure 2 is a block diagram of an offset loop synthesizer including a prior art coarse step synthesizer PLL, suitable for a local oscillator of the frequency conversion stages shown in Figure 1.

Figure 3 is a block diagram of a direct frequency synthesizer according to embodiments of the present invention, suitable for generating an offset signal for an offset loop synthesizer.

Figure 4 shows exemplary signals in the direct frequency synthesizer.

Figure 5 is a flow diagram of a direct frequency synthesis method according to alternative embodiments of the present invention.

### Detailed Description of the Embodiments

A direct frequency synthesizer DFS according to embodiments of the present invention (shown in Figure 3) provides an output signal  $S_{DFS}$  that is suitable for use with an offset loop synthesizer 32. Typically, the offset loop synthesizer 32 includes a main PLL 34 with a loop integrator 36 and VCO (voltage-controlled oscillator) 38. A harmonic mixer 40 and an interpolation source INT in the main PLL 34 are coupled to a frequency/phase detector 42. The harmonic mixer 40, typically a microwave sampler or a harmonic generator combined with a mixer, uses a harmonic H of the output signal  $S_{DFS}$  having a frequency that is close to the resulting frequency  $f_{OUT}$  of a signal  $S_{OUT}$  provided by the main PLL 34 of the offset loop synthesizer 32. The harmonic multiple H of the signal  $S_{DFS}$  varies according to the frequency  $f_{OUT}$  of the signal  $S_{OUT}$  provided by the offset loop synthesizer 32. The interpolation source INT provides fine frequency resolution for the offset loop synthesizer 32 by interpolating between gaps in the frequencies of the output signal  $S_{DFS}$  that get multiplied by the harmonic mixer 40 of the direct frequency synthesizer DFS.

In the direct frequency synthesizer DFS, the output signal  $S_{DFS}$  is provided by frequency dividing an applied reference signal  $S_{REF}$  in alternative frequency division paths P1, P2. In a first frequency division path P1, a frequency divider D1 divides the frequency  $f_{REF}$  of the reference signal  $S_{REF}$  by the divisor P. A frequency divider D2 cascaded with the frequency divider D1 further divides the resulting signal by two. These frequency divisions result in a signal  $S_x$  at frequency  $f_x = f_{REF}/(2P)$  that gets filtered by a filter Fx. Typical implementations for the frequency divider D1 having variable divide ratio P result in the frequency divider D1 producing a series of narrow output pulses having strong harmonic content in response to the reference signal  $S_{REF}$ . The cascaded frequency divider D2 provides a square wave output from the series

of narrow output pulses. The square wave output has a strong fundamental signal component that improves signal-to-noise ratio of the direct frequency synthesizer DFS, and has low level even harmonic signal components that ease constraints on the filter Fx that filters the signal S<sub>x</sub> and reduces spurious mixing products within the direct frequency synthesizer DFS. A low noise pulse stretcher, though more complex than the frequency divider D2, is alternatively used in place of the frequency divider D2. The frequency divider D2 is optionally omitted, depending on the required signal quality of the output signal S<sub>DFS</sub> provided the direct frequency synthesizer DFS.

In a second frequency division path P2, a frequency divider D3 divides the applied reference signal S<sub>REF</sub> by the divisor R to provide a signal S<sub>R</sub> having frequency f<sub>R</sub>. A frequency divider D4 further divides the signal S<sub>R</sub> by the divisor Q to provide a signal S<sub>Q</sub> having frequency f<sub>Q</sub>. Typically, the frequency divider D3 has a fixed divide ratio while the frequency divider D4 has two or more alternative divide ratio settings. The signals S<sub>R</sub> and S<sub>Q</sub> in the second frequency division path P2 are applied to the inputs of a mixer M1. A filter Fw selects a predesignated mixing product at the output port of the mixer M1, resulting in a signal S<sub>w</sub> having a frequency  $f_w = f_R \pm f_Q = (f_{REF}/R)(1 \pm 1/Q)$ .

The signal S<sub>w</sub> provided by the frequency division path P2 and the signal S<sub>x</sub> provided by the frequency division path P1 are applied to inputs of a mixer M2. A filter Fc selects a designated mixing product at the output of the mixer M2 to provide the signal S<sub>DFS</sub>, while rejecting feed through of the signal S<sub>w</sub>, an image signal S'<sub>DFS</sub>, and other unwanted mixing products and spurs at the output of the mixer M2.

Figure 4 shows exemplary signals at the output of the mixer M2. The signal S<sub>DFS</sub> (at frequency f<sub>DFS</sub>) at the output of the mixer M2 is offset from the signal S<sub>w</sub> (at frequency f<sub>w</sub>) by the

frequency  $f_x$  of the signal  $S_x$ . Since the frequency offset  $f_x$  is determined by the divisor  $P$  of the frequency divider  $D1$ , the divisor  $P$  is designated to be sufficiently small to separate the signal  $S_{DFS}$  from the signal  $S_w$  and facilitate implementation of the filter  $F_c$ . As the divisor  $P$  decreases, the signal  $S_{DFS}$  is offset from the signal  $S_w$  by a correspondingly greater frequency offset  $f_x$ , thereby reducing the selectivity required by the filter  $F_c$ . The filter  $F_c$  is typically implemented as a tuneable bandpass, bandstop, highpass, lowpass, or elliptical filter, or any other type of filter suitable for selecting the signal  $S_{DFS}$ .

The frequency resolution of the signal  $S_{DFS}$  is established primarily by the frequency resolution of the signal  $S_x$ , which correspondingly increases as the divisor  $P$  increases. Thus, while the divisor  $P$  is sufficiently small to enable the filter  $F_c$  to adequately select the designated mixing product  $S_{DFS}$  at the output of the mixer  $M2$ , the divisor  $P$  is large enough to provide sufficiently high frequency resolution to meet the performance requirements of a designated application of the direct frequency synthesizer DFS.

The signal  $S_{DFS}$  has a comprehensive set of output frequencies  $f_{DFS}$  provided by the combination of the frequency divider  $D3$  having fixed divide ratio  $R$ , the frequency divider  $D4$  having alternative divide ratio settings  $Q$ , the frequency divider  $P$  having programmable divide ratio  $P$ , and the mixing provided by the mixers  $M1$ ,  $M2$ . Particularly, the signal  $S_{DFS}$  has frequencies  $f_{DFS} = f_w \pm f_x = f_{REF}((1/R) \pm (1/(RQ)) \pm (1/(2P)))$ . As an example, with the reference signal  $S_{REF}$  set to 3.6 GHz, the divisor  $R$  equal to six, and the divisor  $Q$  alternatively equal to ten or twelve, two pairs of upper and lower mixing products at frequencies  $f_w$  equal to 550 MHz and 650 MHz, or 540 MHz and 660 MHz, are alternatively generated at the output of the mixer  $M1$ . A designated one of the upper or lower mixing products is selected by the filter  $F_w$ . The divisor  $P$  of the first frequency divider  $D1$  is programmed to provide fine frequency steps or increments

in the signal  $S_X$ . When the signal  $S_{DFS}$  is applied to the main PLL 34 gaps in the frequencies  $f_{DFS}$  of the signal  $S_{DFS}$  are filled by the frequency coverage of the interpolation signal  $S_{INT}$ , which in this example spans between 30 and 70 MHz.

The reference source REF that provides the signal  $S_{REF}$  to the frequency division paths P1, P2 is typically a cavity tuned oscillator, dielectric resonator oscillator or other low phase noise signal source. The frequency  $f_{REF}$  of the reference signal  $S_{REF}$  is sufficiently high so that the division and mixing in the direct frequency synthesizer DFS provides sufficient numbers of frequencies  $f_{DFS}$  for the signal  $S_{DFS}$ . When the direct frequency synthesizer DFS is used in a spectrum analyzer, the second local oscillator LO2 (shown in Figure 1) is typically available and has sufficiently high frequency and low enough phase noise to provide the reference signal  $S_{REF}$ . The frequency division of the reference signal  $S_{REF}$  in the frequency division paths P1, P2 correspondingly lowers the phase noise of the signal  $S_{DFS}$ .

While the direct frequency synthesizer DFS is a suitable for a variety of applications, performance advantages result when the direct frequency synthesizer DFS is included in a spectrum analyzer. Particularly, low phase noise results in the spectrum analyzer when the reference signal  $S_{REF}$  is provided by the second local oscillator LO2 in the spectrum analyzer, and when the signal  $S_{DFS}$  is applied to the main PLL 34 of an offset loop synthesizer 32 that provides the first local oscillator LO1 of the spectrum analyzer. Under these conditions, a portion of the phase noise of the reference signal  $S_{REF}$  provided by the second local oscillator LO2 and imparted to the intermediate frequency signals in the spectrum analyzer is suppressed by the frequency conversion performed in the spectrum analyzer.

This phase noise suppression is illustrated via the frequency relationships of the signals of the direct frequency synthesizer DFS, the main PLL 34 of the offset loop synthesizer 32, and



the frequency conversion stages of the spectrum analyzer (shown in the block diagram of Figure 1). With the signal  $S_{OUT}$  providing the first local oscillator signal  $S_{LO1}$  of the spectrum analyzer and with the reference signal  $S_{REF}$  being provided by the second local oscillator LO2, the first local oscillator LO1 has a frequency

$$\begin{aligned} f_{LO1} &= H * f_{DFS} \pm f_{INT} = H * f_{LO2} * ((1/R) \pm (1/RQ) \pm 1/2P) \pm f_{INT} \\ &= k * f_{LO2} \pm f_{INT} \end{aligned}$$

where  $k = H * ((1/R) \pm (1/RQ) \pm 1/2P)$ . The value of k is determined from the above frequency relationships, and the relationships between frequencies in the frequency conversion stages of the spectrum analyzer as follows:

$$\begin{aligned} f_{IN} &= f_{LO1} - f_{LO2} - f_{LO3} - f_{IF3}; \\ f_{LO1} - f_{LO2} &= f_{IN} + f_{LO3} + f_{IF3}; \\ k * f_{LO2} \pm f_{INT} - f_{LO2} &= f_{IN} + f_{LO3} + f_{IF3}; \\ f_{LO2}(k-1) &= f_{IN} + f_{LO3} + f_{IF3} \pm f_{INT}; \end{aligned}$$

yielding  $k = ((f_{IN} + f_{LO3} + f_{IF3} \pm f_{INT}) / f_{LO2}) + 1$ .

In a typical example,  $f_{REF} = f_{LO2} = 3600\text{MHz}$ ,  $f_{LO3} = 300\text{MHz}$ ,  $f_{IF3} = 21.4\text{ MHz}$  and  $f_{INT}$  is less than 70 MHz. This results in the value of k being equal to about 1.1 for input signals  $S_{IN}$  at frequencies  $f_{IN}$  substantially less than the frequency  $f_{LO2}$ , and k being equal to about 1.9 for frequencies  $f_{IN}$  being on the order of  $f_{LO2}$ , for example 3 GHz. Since the third intermediate frequency signal IF3 in the spectrum analyzer has a frequency  $f_{IF3} = f_{LO2}[k-1] - f_{LO3} - f_{IN} \pm f_{INT}$ , a significant reduction in the phase noise imparted to the third intermediate frequency signal IF3 results by the resulting multiplication of the frequency, and hence the phase noise of the first and second local oscillators, by the factor k-1, which is typically less than unity.

An example illustrates the resulting phase noise difference in a spectrum analyzer at a 10 kHz offset between the signal  $S_{OUT}$  being provided to the main PLL in the offset loop synthesizer 32 using the direct frequency synthesizer DFS, and the offset signal  $S_0$  being provided by the prior art PLL-based coarse step synthesizer 4 shown in Figure 2. For this example, at the 10 kHz offset:

the phase noise of the signal  $S_0$  is approximately -140 dBc/Hz at frequency  $f_0 = 600$  MHz;

the phase noise of the reference signal  $S_{REF}$  is approximately -125 dBc/Hz at frequency  $f_{REF} = 3600$  MHz;

the phase noise of the third local oscillator  $LO_3$  is approximately -145 dBc/Hz at frequency  $f_{LO_3} = 300$  MHz; and

the phase noise of the interpolation signal  $S_{INT}$  is approximately -135 dBc/Hz at frequencies  $f_{INT} = 50$  MHz.

For input signals  $S_{IN}$  that have frequencies  $f_{IN} \ll f_{LO_2}$ , using the prior art PLL-based coarse step synthesizer 4, the sixth harmonic  $H$  of the offset signal  $S_0$  is used to generate the first local oscillator signal  $S_{LO_1}$ . This results in the 10 kHz phase noise due to the offset signal  $S_0$  being -140 dBc/Hz + 20log(6) or -124.4 dBc/Hz. Thus, the dominant phase noise contributors are the first and second local oscillators  $LO_1$ ,  $LO_2$ . Because the phase noises are uncorrelated, the combined phase noise results in the spectrum analyzer having a phase noise of approximately -121.5 dBc/Hz. In contrast, with the direct frequency synthesizer DFS, the phase noise of the first local oscillator  $LO_1$  and the second local oscillator  $LO_2$  are correlated, resulting in the combined phase noise of the local oscillators being approximately -125 dBc/Hz + 20log(k-1) which is approximately -145 dBc/Hz when  $k$  equals approximately 1.1. Because of this noise

the phase noise of the spectrum analyzer is determined not by first local oscillator LO1 and the second local oscillator LO2, but by the lower phase noise of the interpolation signal  $S_{INT}$ , which results in the phase noise of the spectrum analyzer being approximately -135 dBc/Hz.

For input signals  $S_{IN}$  that have frequencies  $f_{IN}$  on the order of the frequency  $f_{LO2}$ , using the prior art PLL-based coarse step synthesizer 4, the tenth harmonic H of the offset signal S0 is used to generate the first local oscillator signal  $S_{LO1}$ , which results in the 10 kHz phase noise due to the offset signal S0 being -140 dBc/Hz+20log(10) or -120 dBc/Hz. Thus, the dominant phase noise contributor in the spectrum analyzer is the offset signal S0 with some phase noise contribution from the second local oscillator LO2. This combined phase noise results in the spectrum analyzer having a phase noise of -118.7 dBc/Hz at 10 kHz offset. In contrast, using the direct frequency synthesizer DFS, the phase noise of the first local oscillator LO1 and the second local oscillator LO2 is -125 dBc/Hz + 20log(k-1) or approximately -125.9 dBc/Hz when k is approximately 1.9. Here, the phase noise in the spectrum analyzer is determined by the combined phase noise of the first and second local oscillators LO1, LO2, which results in the spectrum analyzer having a phase noise of approximately -125.4 dBc/Hz.

In sum, using the prior art PLL-based coarse step synthesizer 4 to generate the first local oscillator signal in a spectrum analyzer results in the phase noise of the spectrum analyzer varying from approximately -121.5 to -118.7 dBc/Hz over an exemplary range of frequencies  $f_{IN}$  for the input signals  $S_{IN}$ . Using the direct frequency synthesizer DFS to generate the first local oscillator signal in the spectrum analyzer over the same frequency range of input signals  $S_{IN}$  results in the phase noise of the spectrum analyzer varying from approximately -135 to -125 dBc/Hz. Thus, the direct frequency synthesizer DFS enables the spectrum analyzer to have lower phase noise than would be achievable using the prior art PLL-based coarse step synthesizer 4.

Alternative embodiments of the present invention are directed toward a direct frequency synthesis method 50, shown in Figure 5. Once the reference signal  $S_{REF}$  is received, in step 52A of the method 50, the reference signal  $S_{REF}$  is divided in the first frequency division path P1 to provide the signal  $S_X$ . The reference signal  $S_{REF}$  is divided by the divisor R in the second frequency division path P2 to provide the signal  $S_R$  (step 52B). The signal  $S_R$  is further divided by the divisor Q (step 54) to provide the signal  $S_Q$ . In step 56, the signal  $S_R$  is mixed with the signal  $S_Q$  to provide the signal  $S_W$ . In step 58, the signal  $S_W$  is mixed with the signal  $S_X$  and the mixing products are filtered to provide the signal  $S_{DFS}$ . In optional step 60, the output signal  $S_{DFS}$  is applied to the main PLL 34 of an offset loop synthesizer 32. Typically, the offset loop synthesizer 32 provides the first local oscillator signal  $S_{LO1}$  for the spectrum analyzer and the received reference signal  $S_{REF}$  is provided by the second local oscillator LO2 of the spectrum analyzer.

While the embodiments of the present invention have been illustrated in detail, it should be apparent that modifications and adaptations to these embodiments may occur to one skilled in the art without departing from the scope of the present invention as set forth in the following claims.